

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Ilya V. Karpov

Group Art Unit:

Serial No.:

10/634,141

Examiner:

Filed:

August 1, 2003

For:

Reducing Parasitic Conductive Paths

In Phase Change Memories

Atty. Dkt. No.:

ITO.0554US (P16589)

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Applicant submits the references listed on the attached form PTO 1449 together with any required copies of such references.

This statement is being filed within three months of the filing date of the application. Please apply any charges or credits to Deposit Account No. 20-1504 (ITO.0554US).

Respectfully submitted,

Date:

Timothy N. Trop, Reg. No. 28,994

TROP, PRUNER & HU, P.C. 8554 Katy Freeway, Suite 100

Houston, Texas 77024

(713) 468-8880 [Phone]

(713) 468-8883 [Fax]

Date of Deposit: I hereby certify under 37 CFR 1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated above and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

			ATTY DOCKET NO.		0/634,141		
MATE IN FOR	MATION DICOLOCUD	E CITATION	ITO.0554US (P16589) APPLICANT(S):		0/034,141		
P ZINFOR	RMATION DISCLOSUR Use several sheets if ne	COSSON	ILYA V. KARPOV				
. al	ose several silects if flet	cessary)	FILING DATE:				·
3 2003 🕏			August 1, 2003		····		
		U.S. PA	TENT DOCUMENTS			FILING	DATE
CAMINER CO	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	IF APPRO	
A.							
. В.		,					
C.							_
D.							
		FOREIGN F	PATENT DOCUMENTS				
	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANS	
E.	- DOGGMENT NOMBER	5/112				YES	NO
F.						·	
G.				4			
H.							
	OTHER DOCL	JMENTS (Includir	ng Author, Title, Date, Pertiner	nt Pages, Et	c.)		
Ť.	Jeong, U.I., Jeong, H.S. and Kim, Kinam, "Completely CMOS-Compatible Phase-Change Nonvolatile RAM Using NMOS Cell Transistors," presented at 2003 19th IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, California, February 26-20, 2003						
J.	Ha, Y.H., Yi, J.H., Horii, H., Park, J.H., Joo, S.H., Park, S.O., Chung, U-In and Moon, J.T., "An Edge Contact Type Cell for Phase Change RAM Featuring Very Low Power Consumption," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003						
K.	Lee, S.Y., Park, J.H., Park, S.O., Chung, U	, Ryoo, K.C., Hori J.I., Jeong, H.S. a on 0.24 mm-CMC	hn, S.J., Jeong, G.T., Koh, G.I i, H., Ha, Y.H., Yi, J.H., Cho, V nd Kim, Kinam, "Full Integration OS Technologies," presented a I, 2003	W.Y., Kim, Y on and Relia	'.T., Lee, K.I ability Evalua	H., Joo, ation of F	S.H., Phase
L.	K.H., Chung, U-In an	d Moon, J.T., "A I	Baek, I.G., Park, S.O., Hwan Novel Cell Technology Using I 3 Symposium on VLSI Techno	N-doped Ge	SbTe Films	for Phas	se
M.							
	.1						
N.	,				٠		
N. O.		*					
0.			DATE CONSIDERED	i			
O.	reference considered whether or n	ot citation is in conformance	DATE CONSIDERED se with MPEP 609; Draw line through citation	if not in conforma	ince and not cons	dered. Inclu	ide cop